Not known Factual Statements About atomic
The memory controller is only accountable for ensuring that memory & cache on diverse processors stays reliable - when you produce to memory on CPU1, CPU2 would not manage to browse another thing from its cache. It is not its duty to make sure that They are both equally hoping to control the identical information. There are a few small stage Guidel